Introduction
Resonant Tunnelling Diode (RTD) is a new kind of high-speed negative differential resistance device based on quantum transport mechanism which has many compelling merits such as extremely fast response speeds, high frequency, low turnon voltage and low power consumption and so on.It provides a significant improvement in performance as compared with Esaki tunnel diodes. Furthermore, the output current versus voltage (I-V) characteristics can be tailored by appropriate bandgap engineering to provide the desired shape. In recent years, RTD's have been demonstrated in high-performance oscillators operating up to 712GHz 1 and in high-speed logic circuit switching up to 1.6ps（ picosecond） 2 . We designed and fabricated AlAs/GaAs /InGaAs/GaAs/AlAs Resonant Tunnelling Diode with epitaxial structures grown by Molecular Beam Epitaxy (MBE). The devices have shown excellent I-V characteristics with peak-valley current ratio (PVCR) 6:1 at room temperature and a high peak current density 3 . Heterojunction Phototransistor (HPT) as an alternative to p-i-n detectors is being increasingly studied for optoelectronic integrated circuit and high gain infrared detectors for fiber-optic communication. HPT can provide large photocurrent gain without the high bias voltages and excess avalanche noise characteristics of avalanche photodiode operation [4] [5] [6] . Furthermore, the HPT is well suited to integration with heterostructure device in receivers or other circuits. This paper has designed and fabricated a new kind of RTD and HPT monolithic integrated negative differential resistance logic unit cell, and it can be thought as a parallel architecture composed by HPT and RTD. The three ports negative differential resistance logic unit cell has excellent performance of high photosensitivity, fast response speed, self-latch, low power, high current gain and so on. Moreover, the isolation between inputs and outputs is so perfect that it is extremely beneficial to the design and operation of circuit. The circuit model of RTD and HPT is established by PSPICE circuit simulation software, Circuit simulations using models of RTD and HPT successfully produced the opto-electronic bistable characteristics which is important for RTD's circuits such as D trigger, static frequency divider, Delay, OR, XOR, AND, NAND, NOR, Weighted Sum Threshold Logic, Shift Register and so on. By the combination of RTD and HPT, the circuit complexity is reduced and the interconnection line length is shortened in opto-electronic integrated circuit (OEIC).
Circuit model and simulation
The physics-based RTD current-voltage equation is adapted 8 and circuit model of RTD is established through voltage-controlled current source by PSPICE software. The simulated results agree well with the experiments we obtained before 3 . A large signal standard bipolar SPICE model based on improved Gummel-Poon description is employed to simulate common emitter characteristics of HPT. The photogenerated current is modeled as a current source, I ph , connected between the base and collector terminals.
The circuit diagram and the output I-V characteristics of the parallel connection of RTD and HPT are shown in Fig.1 (a)(b) . Fig.1 (c)(d) demonstrate the simulated inverter performance using above circuit with a resistance load. By changing the load line, the inverter exhibits hysteresis due to optical-controlled negative resistance characteristics of the driver. The current and voltage bistable characteristics are obtained which can be tuned by the load line and bias voltage for optical switch application.
Device fabrication
We adopt epitaxial structures grown by SSMBE. See  Fig.2 . The top RTD structure has two thin AlAs barriers less than 2nm. It is an improvement of normal GaAs RTD with an In 0.1 Ga 0.9 As quantum sub-well that lowers ground quantum state in the middle of the well and an improvement in the PVCR's can be expected. In addition, RTD can work at low bias and its output power less. HPT structure is similar to that of abrupt emitter-base HBT.
Conventional wet etching and a self-alignment 
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technique were employed to fabricate the devices. The RTD structures were processed into 5×5um 2 , square mesa. The emitter and base dimension were 5×15 um 2 and 12×30 um 2 , respectively. The 8×10um 2 optical window was located on the base mesa that can minimize device dimensions and avoid current crowding effect by absorbing light of extrinsic base collector junction.
Results and Discussion
The common emitter characteristics of RTD/HPT monolithic integrated logic unit cell were shown in Fig 3. The off-set voltage is 1.2V approximately. The peak-valley current ratio (PVCR) is more than 2:1. The results have shown excellent negative differential resistance characteristics. Fig.3 shows that the experimental data agree with the simulation results very well.
